Theoretical and Natural Science
- The Open Access Proceedings Series for Conferences
Theoretical and Natural Science
Vol. 28, 26 December 2023
Open
Access | Article
Source of IC power consumption and low power design
* Author to whom correspondence should be addressed.
Abstract
In these years, with the continuous development of 14nm and 7nm chip processes and the increasing popularity of computers, cell phones, and smart homes, the growing market of electronic products and ultra-fine research for the reliability of the chip requirements gradually increased. The method of reducing power consumption in the new context of new technology is called the chip field die-cut concern. This paper mainly summarizes two aspects of power consumption sources and methods to reduce power consumption, to provide a reference basis for future research directions: First, the major sources of power consumption are static power consumption and dynamic power consumption. The primary sources of static power consumption are sub-threshold leakage and gate leakage current. This paper also mentions some other leakage currents, such as reverse bias PN junction current and induced leakage current, which can be more carefully considered when exploring methods to reduce power consumption. A more comprehensive consideration when exploring ways to reduce power consumption. Dynamic power consumption is mainly divided into Switching power and Internal power and short-circuit power. Then we summarize the existing methods which can reduce power consumption: Clock gating (including Clock gating without a latch and Clock gating with a latch), Dynamic voltage and frequency scaling, multi-supply and multi-voltage technology, Power gating and multi-threshold voltage. These methods are from a proprietary perspective to reduce power consumption.
Keywords
Static and Dynamic Power Consumption, Clocking Gating, Power Gating
References
1. Meng YC. Low Power Design Techniques Research and Application of Digital Integrated Circuit[D]. Tsinghua University,2005.
2. Zhu ZQ. Low power flip-flop design and optimization based on 28nm process[D]. Anhui University,2015.
3. Len Luet Ng, Kim Ho Yeap, Magdalene Wan Ching Goh, Veerendra Dakulagi IntechOpen; 2022, pp. 3-4
4. Jacob B, Wang D, Ng S. Memory Systems: Cache, DRAM, Disk. US: Morgan Kaufmann; 2010
5. Xu Z; low power design and research based on UPF[D]; 2020, pp. 7-19
6. Wu Q, Pedram M, Wu X. Clock-gating and its application to low power design of sequential circuits[J]. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 2000, 47(3): 415-420.
7. Kathuria J, Ayoubkhan M, Noor A. A review of clock gating techniques[J]. MIT International Journal of Electronics and Communication Engineering, 2011, 1(2): 106-114.
8. Shanmugasundaram N. Clock gating techniques: an overview[C]//2018 conference on emerging devices and smart systems (ICEDSS). IEEE, 2018: 217-221.
9. Priya Singh, Ravi Goel, “Clock Gating: A Comprehensive Power Optimization Technique for Sequential Circuits”, IJARCST 2014, Vol. 2, Issue 2, Ver. 2 (April - June 2014), ISSN: 2347 - 8446 (Online), ISSN: 2347 - 9817 (Print).
10. Le Sueur E, Heiser G. Dynamic voltage and frequency scaling: The laws of diminishing returns[C]//Proceedings of the 2010 international conference on Power aware computing and systems. 2010: 1-8.
11. Chabini N, Chabini I, Aboulhamid E M, et al. Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(3): 346-351.
Data Availability
The datasets used and/or analyzed during the current study will be available from the authors upon reasonable request.
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. Authors who publish this series agree to the following terms:
1. Authors retain copyright and grant the series right of first publication with the work simultaneously licensed under a Creative Commons Attribution License that allows others to share the work with an acknowledgment of the work's authorship and initial publication in this series.
2. Authors are able to enter into separate, additional contractual arrangements for the non-exclusive distribution of the series's published version of the work (e.g., post it to an institutional repository or publish it in a book), with an acknowledgment of its initial publication in this series.
3. Authors are permitted and encouraged to post their work online (e.g., in institutional repositories or on their website) prior to and during the submission process, as it can lead to productive exchanges, as well as earlier and greater citation of published work (See Open Access Instruction).
- Volume Title
- Proceedings of the 2023 International Conference on Mathematical Physics and Computational Simulation
- ISBN (Print)
- 978-1-83558-261-9
- ISBN (Online)
- 978-1-83558-262-6
- Published Date
- 26 December 2023
- Series
- Theoretical and Natural Science
- ISSN (Print)
- 2753-8818
- ISSN (Online)
- 2753-8826
- DOI
- 10.54254/2753-8818/28/20230411
- Copyright
- 26 December 2023
- Open Access
- This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited